

REMARKS/ARGUMENTS

The Applicants have carefully considered this application in connection with the Examiner's Action and respectfully request reconsideration of this application in view of the foregoing amendments and the following remarks.

The Applicants originally submitted Claims 1-20 in the application. Claims 1, 8 and 15 were amended in a previous response. Claims 1, 8 and 15 are amended in this response without prejudice or disclaimer. Accordingly, Claims 1-20 are currently pending in the application.

I. Rejection of Claims 1-20 under 35 U.S.C. § 103

Claims 1-3, 8-10, 15 and 16

The Examiner has rejected Claims 1-3, 8-10, 15 and 16 under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 5,825,782 to Roohparvar in view of U.S. Patent No. 4,433,413 to Fasang and U.S. Patent No. 5,612,916 to Neduva. The Applicants respectfully traverse the rejection, because the cited combination does not teach or suggest each and every element of the claims.

Claim 1, *e.g.*, includes the limitation, “a pseudo-memory . . . that receives *and stores* a portion of said probe bit pattern, *thereby causing* said portion to bypass said memory arrays.” (Emphasis added.) The Examiner concedes that the combination of Roohparvar and Fasang fails to teach using a pseudo-memory to bypass memory arrays. (*See page 3.*) He cites Neduva for this missing element. (*See id.*)

While reserving judgment on the Examiner's characterization thereof, Neduva as applied by the Examiner does not teach a pseudo-memory receiving and storing a portion of a probe bit pattern,

thereby causing the portion to bypass memory arrays, as required in Claim 1. Instead, Neduva bypasses the memory cells of the array 20 by suppressing signals on word lines so no cells are selected for storing data. (*See column 2, lines 36-42.*) Furthermore, the limitation is not suggested because Neduva states that a purpose of his invention is to bypass the cells without storing data in order to use the array bitlines as a data bus to save area. (*See id.; column 4, lines 20-25.*)

Thus Claim 1, and by similar reasoning, Claims 8 and 15 are allowable over the cited combination, as are those claims depending therefrom. Accordingly the Applicants respectfully request that the Examiner withdraw the rejection of claims 1-3, 8-10, 15 and 16 under 35 U.S.C. § 103(a).

Claims 4-7, 11-14 and 17-20

The Examiner has rejected Claims 4-7, 11-14 and 17-20 under 35 U.S.C. § 103(a) as being unpatentable over Roohparvar, Fasang and Neduva, in further view of U.S. Patent No. 5,553,082 to Connor, *et al.* The Applicants respectfully traverse the rejection, because the cited combination does not teach or suggest each and every element of the claims.

As set forth above, the combination of Roohparvar, Fasang and Neduva does not teach or suggest each and every limitation of Claims 1, 8 and 15. Connor fails to cure the deficiency of Roohparvar, Fasang and Neduva. The Examiner does not cite, and the Applicants do not find a teaching or suggestion in Connor of a pseudo-memory receiving and storing a portion of a probe bit pattern, thereby causing the portion to bypass memory arrays, as required by the claims.

Because Claims 4-7, 11-14 and 17-20 include each limitation of their respective base claims, the combination of Roohparvar, Fasang, Neduva and Connor as applied by the Examiner

fails to teach or suggest each and every element of these claims. Thus, the claims are allowable. Accordingly the Applicants respectfully request that the Examiner withdraw the rejection of Claims 4-7, 11-14 and 17-20 under 35 U.S.C. § 103(a).


II. Conclusion

In view of the foregoing amendment and remarks, the Applicants now see all of the Claims currently pending in this application to be in condition for allowance and therefore earnestly solicit a Notice of Allowance for Claims 1-20.

The Applicants request the Examiner to telephone the undersigned attorney of record at (972) 480-8800 if such would further or expedite the prosecution of the present application. The Commissioner is hereby authorized to charge any fees, credits or overpayments to Deposit Account 12-2252.

Respectfully submitted,

HITT GAINES, PC



J. Joel Justiss
Registration No. 48,981

Dated: 5-29-07

P.O. Box 832570
Richardson, Texas 75083
(972) 480-8800